

# **Computer Hardware Engineering**

IS1200, spring 2015 Lecture 10: SIMD, MIMD, and Parallel Programming

David Broman

Associate Professor, KTH Royal Institute of Technology Assistant Research Engineer, University of California, Berkeley







### **Abstractions in Computer Systems**







## Part I

# SIMD, Multithreading, and GPUs



Acknowledgement: The structure and several of the good examples are derived from the book "Computer Organization and Design" (2014) by David A. Patterson and John L. Hennessy

David Broman dbro@kth.se

**Part I** SIMD, Multithreading, and GPUs Part II MIMD, Multicore, and Clusters **Part III** Parallelization in Practice

6



## SISD, SIMD, and MIMD (Revisited)





#### Subword Parallelism and Multimedia Extensions







#### **Vector Processors**



Recall the idea of a multi-issue uniprocesor
Thread A Thread B Thread C

Slot 1 Slot 2 Slot 3 Time Time Slot 2 Slot 3 Slot 3 Slot 3 Slot 3 Slot 3 Typically, all functional units cannot be fully utilized in a single-threaded program (white space is unused slot/functional unit).

David Broman dbro@kth.se

Part I SIMD, Multithreading, and GPUs Part II MIMD, Multicore, and Clusters **Part III** Parallelization in Practice

10



#### Hardware Multithreading







#### **Graphical Processing Units (GPUs)**

#### A Graphical Processing Unit (GPU) utilizes multithreading, MIMD, SIMD, and ILP. The main form of parallelism that can

be used is data-level parallelism.

and GPUs





KTH VETERNSKAP VETERNSKAP 14

in Practice

# Part II

and Clusters

## **MIMD, Multicore, and Clusters**



Acknowledgement: The structure and several of the good examples are derived from the book "Computer Organization and Design" (2014) by David A. Patterson and John L. Hennessy

	Part I	Part II	Part III
David Broman dbro@kth.se	SIMD, Multithreading, and GPUs	MIMD, Multicore, and Clusters	Parallelization in Practice



#### Shared Memory Multiprocessor (SMP)

#### A Shared Memory Multiprocessor (SMP) has a single

physical address space across all processors.

#### An SMP is almost always the same as a multicore processor.





#### **Cache Coherence**

Different cores' local caches could result in that different cores see different values for the same memory address.

#### This is called the cache coherency problem.



16



#### **Snooping Protocol**

Cache coherence can be enforced using a cache coherence protocol. For instance a *write invalidate protocol*, such as the **snooping protocol**.







#### **Processes, Threads, and Cores**





# Programming with Threads and Shared Variables



**POSIX threads (pthreads)** is a common way of programming concurrency and utilizing multicores for parallel computation.





#### Semaphores

A **semaphore** is a global variable that can hold a nonnegative integer value. It can only be changed by the following two operations.



Semaphores were invented y Edsger Dijkstra, who was originally from the Neatherlands. P and V is supposed to come from the Dutch words **Proberen** (*to test*) and **Verlogen** (*to increment*).

David Broman dbro@kth.se	<b>Part I</b> SIMD, Multithreading, and GPUs	Part II MIMD, Multicore, and Clusters	<b>Part III</b> Parallelization in Practice

22



#### **Mutex**

A semaphore can be used for mutual exclusion, meaning that only one thread can access a particular resource at the same time. Such **a binary semaphore** is called a **mutex**.





# **Programming with Threads and Shared Variables with Semaphores**



Problem. We update the value max, that is also shared...





#### **Programming with Threads and Shared Variables with Semaphores**



```
Simple solution. Use different
    Correct solution...
                                                              variables.
 volatile int counter = 0;
                                      int main() {
                                        pthread_t tid1, tid2;
int max1 = 40000;
 sem_t *mutex;
                                        int max2 = 60000;
 void *count(void *data) {
   int i;
   int max = *((int*)data);
                                        mutex = sem open("/semaphore", O CREAT,
   for(i=0; i<max; i++) {</pre>
                                                           0777, 1);
      sem wait(mutex); /*P()*/
                                        pthread_create(&tid1, NULL, count, &max1);
                                        pthread create(&tid2, NULL, count, &max2);
      counter++;
      sem post(mutex); /*V(m)*/
                                        pthread join(tid1, NULL);
   }
                                        pthread join(tid2, NULL);
   pthread exit(NULL);
                                        printf("counter = %d\n", counter);
 }
                                        sem_close(mutex);
                                        pthread_exit(NULL);
   Hands-on:
                                      }
     Show
    example
                                                                         Part III
                    Part I
                                                Part II
                    SIMD, Multithreading,
                                                MIMD, Multicore,
                                                                         Parallelization
David Broman
                    and GPUs
                                                and Clusters
dbro@kth.se
                                                                         in Practice
```



# Clusters and Warehouse Scale Computers



A **cluster** is a set of computers that are connected over a local area network (LAN). May be viewed as one large multiprocessor.

**Warehouse-Scale Computers** are very large cluster that can include 100 000 servers that act as one giant computer (e.g., Facebook, Google, Apple).

Clusters do not communicate over shared memory (as for SMP) but using **message passing.** 





26

25

# Part III

# **Parallelization in Practice**



David Broman dbro@kth.se

**Part I** SIMD, Multithreading, and GPUs **Part II** MIMD, Multicore, and Clusters Part III Parallelization in Practice



#### **General Matrix Multiplication (GEMM)**



David Broman dbro@kth.se	<b>Part I</b> SIMD, Multithreading, and GPUs	<b>Part II</b> MIMD, Multicore, and Clusters	Part III Parallelization in Practice

28



#### **Parallelizing GEMM**

Unoptimized	Unoptimzed C version (previous pa one core.	ge). Using	1.7 GigaFL 0.8 GigaFL	OPS (32x32) OPS (960x960)	
SIMD	Use AVX instructions <b>vaddpd</b> and <b>vmulpd</b> to do 4 double precision floating-point operations in parallel.		6.4 GigaFL 2.5 GigaFL	OPS (32x32) OPS (960x960)	
LP	AVX + unroll parts of the loop, so th multiple-issue, out-of-order process more instructions to schedule.	at the or have	14.6 GigaFL 5.1 GigaFL	OPS (32x32) OPS (960x960)	
Cache	AVX + unroll + blocking (dividing the into submatrices). This avoids cach	e problem e misses.	13.6 GigaFL 12.0 GigaFL	.OPS (32x32) .OPS (960x960)	
Mutlicore	AVX + unroll + blocking + multi core (mutithreading using OpenMP)	) 2 4 17	23 GigaFLOPS 14 GigaFLOPS 74 GigaFLOPS	6 (960x960, 2 cores) 6 (960x960, 4 cores) 6 (960x960, 16 cores	5)
Experim	ent by P&H on a 2.6GHz Intel Co	ore i7 with	Turbo mode	turned off.	
	For details see P&H, 5 <sup>th</sup> edtic	n, sections	3.8, 4.12, 5.1	4, and 6.12	
David Broman dbro@kth.se	<b>Part I</b> SIMD, Multithreading, and GPUs	Part II MIMD, Multi and Cluster	icore, s	Part III Parallelization in Practice	



# *"For x86 computers, we expect to see two additional cores per chip every two years and the SIMD width to double every four years."*





#### Summary

#### Some key take away points:

- SIMD and GPUs can efficiently parallelize problems that have data-level parallelism
- MIMD, Multicores, and Clusters can be used to parallelize problems that have task-level parallelism.
- In the future, we should try to combine and use both SIMD and MIMD!

# UN 2 VIL

30

#### Thanks for listening!

David Broman dbro@kth.se

**Part I** SIMD, Multithreading, and GPUs **Part II** MIMD, Multicore, and Clusters **Part III** Parallelization in Practice