



Axiomatic Hardware-Software Security Contracts

Hamed Nemati, KTH

Joint work with Nicholas Mosier, Hanna Lachnitt, Caroline Trippel

CIDS Spring Conference 2024

KTH Royal Institute of Technology

Slides courtesy of Nicholas Mosier

Hardware Underpins Software Security





Hardware-Software Contracts



Lesson Learned from the PL Community



Peter Sewell



Jade Alglave

1990s Weak consistency (Operational) 2010s Weak consistency (Axiomatic) • Operational : Step-by-step state evolution

Example of **O**perational **S**pecifications: $Read(x) \mapsto y$



 Axiomatic: take arbitrary behavior, filter those not accepted by the semantics
 Example of Candidate Execution:

Instructions:Events:Event Graph:Write(α) \mapsto xWrite xWrite xRead(x) \mapsto yRead xWrite x

Roadmap

- Background: Hardware-Software Contracts & Memory Consistency Models (MCMs)
- Building Blocks of Microarchitectural Leakage
- Leakage Containment Models: Modeling Microarchitectural Leakage
- Clou: Detecting and Mitigating Microarchitectural Leakage in Programs









Modeling Program Executions Axiomatically With Happens-Before Relations



Roadmap

- Background: Hardware-Software Contracts & Memory Consistency Models
- Building Blocks of Microarchitectural Leakage
- Leakage Containment Models: Modeling Microarchitectural Leakage
- Clou: Detecting and Mitigating Microarchitectural Leakage in Programs

Program I y = A[x]; Program 2 z = A[3];

y = A[3]z = A[3]

Cache		
Address	Data	
-	_	
-	_	
_	_	
_	_	
_	_	

Ingredients for modeling **microarchitectural leakage:**

- Instructions exhibit >1 different executions.
- 2. Which execution is realized depends on hardware information flows.





leaks: x = 3

Ingredients for modeling microarchitectural leakage:

- Instructions exhibit >1 different executions.
- 2. Which execution is realized depends on hardware information flows.

Program I y = A[x]; Program 2 z = A[3];

Data

_

_

_

_

_



cache hit (5 ns) leaks: x = 3



Microarchitectural Control Flow Increases Leakage Scope

Spectre vI: Bounds Check Bypass

// idx out-of-bounds
if (idx < A_size) {
2: char secret = A[idx];
3: tmp = B[secret];
4: }</pre>

mispredicted branch

Modern hardware predicts branch outcomes and **speculatively executes** instructions along predicted paths.

Microarchitectural Control Flow Increases Leakage Scope



Modern hardware predicts branch outcomes and **speculatively executes** instructions along predicted paths.

MCMs Lay the Foundation for LCMs But Fall Short for Modeling Microarchitectural Leakage



MCMs do not capture **microarchitectural control-flow** or **microarchitectural data-flow** ... but they tell us how to construct a model that does!

Roadmap

- Background: Hardware-Software Contracts & Memory Consistency Models
- Building Blocks of Microarchitectural Leakage
- Leakage Containment Models: Modeling Microarchitectural Leakage
- Clou: Detecting and Mitigating Microarchitectural Leakage in Programs

Deriving a Microarchitectural Semantics From Architectural MCMs

	MCMs / LCMs Arch. Semantics	LCMs Microarch. Semantics
abstraction level	architecture	microarchitecture
communication medium	memory location	xstate
control-flow	ро	tfo
data-flow	rf, co	rfx, cox
legal executions	consistency predicate	confidentiality predicate

Encodes SW-visible Encodes HW-visible

execution

execution

LCMs Model Microarchitectural Data-Flow Through xstate

- **xstate:** any non-architectural state in a microarchitecture
- **xstate variables** represent hardware state elements which:
 - facilitate microarchitectural data-flow between instructions
 - be read from and written to by instructions
- Instructions may read and/or write xstate variable(s)



xstate facilitates microarchitectural dataflow

Detecting Leakage in Programs with LCMs



• **Observation:** searching for instances of microarchitectural leakage in programs can be reduced to searching for violations of **three non-interference rules**.

Example rule: rfx non-interference ($\overline{\bigcirc} \rightarrow \overline{\odot}$) holds if for all writes w and

all reads **r**,

$$w \stackrel{\mathrm{rf}}{\to} r \Longrightarrow w \stackrel{\mathrm{rfx}}{\to} r$$

Else, there is an interfering transmitter w' where $\stackrel{oldsymbol{arphi}}{w'} \stackrel{r_{fx}}{
ightarrow} \stackrel{oldsymbol{arphi}}{\to} r$

rfx Non-Interference Detects Spectre v1 Leakage



rfx Non-Interference Detects Spectre v1 Leakage



Roadmap

- Background: Hardware-Software Contracts & Memory Consistency Models
- Building Blocks of Microarchitectural Leakage
- Leakage Containment Models: Modeling Microarchitectural Leakage
- Clou: Detecting and Mitigating Microarchitectural Leakage in Programs

Clou Automats Leakage Detection



Clou Found Bugs in Real-World Code

- More scalable than previous tools:
 - Binsec/Haunted [Daniel+ NDSS21]
 - Pitchfork [Cauligi+ PLDI20])
- Reported 7 new Spectre v4 vulnerabilities in libsodium
- Reported 5 new Spectre v1 vulnerabilities in OpenSSL

OpenSSL Blog

Blog Archives

POSTED BY OPENSSL TECHNICAL COMMITTEE , MAY 13TH, 2022 12:00 AM

Spectre and Meltdown Attacks Against OpenSSL

The OpenSSL Technical Committee (OTC) was recently made aware of several potential attacks against the OpenSSL libraries which might permit information leakage via the <u>Spectre</u> attack.¹ Although there are currently no known exploits for the Spectre attacks identified, it is plausible that some of them might be exploitable.

1. Mosier et al., "Axiomatic Hardware-Software Contracts for Security," in Proceedings of the 49th ACM/IEEE International Symposium on Computer Architecture (ISCA), 2022. ↔

Posted by OpenSSL Technical Committee • May 13th, 2022 12:00 am

Key Takeaways

- LCMs expose microarchitectural **control** and **data** flow to software to reason about the security implications of hardware on software
- LCMs can precisely **pinpoint a wide variety of leakage** in different microarchitectures
- LCMs abstract away unnecessary implementation details
- LCMs are easy to adopt